收藏本站
3–36
Chapter 3: Functional Description
Parameters
Table 3–16 shows the memory controller options.
Table 3–16. Memory Controller Options
Parameter
Insert pipeline registers on address and
command outputs
Insert extra pipeline registers in the datapath
Clock address/command output registers on the
negative edge
User controlled refresh
Description
This register helps to achieve the required performance at frequencies >
200 MHz. When turned on, the wizard inserts a pipeline register stage
between the memory controller and the command and address outputs.
When this option is turned on an extra cycle ( clk_to_sdram ) of
latency is added between the time at which local_ready signal is
asserted at the local interface and the time the address or command
appears at the memory interface. Refer to Figure 3–20 .
This option is available only if you turn on Insert pipeline registers on
address and command outputs .
When turned on, the wizard inserts a second pipeline register stage
between the memory controller and the address and command outputs,
which results in an additional cycle ( clk_to_sdram ) of latency.
These registers are inserted in the clear-text datapath and the clock to
these registers is available as an input on your variation. These registers
help your design to meet higher internal clock frequency. The clock can
be adjusted if necessary. By default, it is connected to the system clock
and its edge is set by the Clock address/command output registers
on the negative edge option. Refer to Figure 3–20 and Figure 3–21 .
When turned on, this option helps in meeting the setup and hold
requirements of the memory device for command and address with
respect to clock. However, you should perform your own timing
analysis of address/command timing. Generally, turn on this option,
except for Stratix II designs operating at 200 MHz or higher. Refer to
Figure 3–22
When turned on, you specify when auto-refresh commands are issued.
Otherwise, the controller issues regular auto-refresh commands at an
interval specified by tREFI, refer to “User Refresh Control” on
page 3–24 .
Figure 3–20 to Figure 3–22 show the additional registers that you can specify with the
following memory controller options:
■
■
■
A = Insert pipeline registers on address and command outputs
B = Insert extra pipeline registers in the datapath
C = Clock address/command output registers on the negative edge
Figure 3–20. Additional Pipeline Registers—A = On, B = On, C= Off
FSM
A
B
Positi v e Edge
Address and Command
O u tp u t
clk
DDR and DDR2 SDRAM Controller Compiler User Guide
addrcmd_clk
? March 2009 Altera Corporation
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
IP-SLITE2 IP SERIALLITE II
IP-SRAM/QDRII IP QDRII SRAM CONTROLLER
IP-VITERBI/SS IP VITERBI LOW-SPEED
IP4220CZ6,125 IC USB DUAL ESD PROTECT 6TSOP
IPA-66-1-600-10.0-A-01-T CIRC BRKR 10A 2POLE SCREW TERM
IPR-CSC IP COLOR SPACE CONVERTER RENEW
IPR-ED8B10B IP 8B10B ENCODER/DECODER RENEW
IPS-VIDEO IP VIDEO/IMAGE PROCESSING SUITE
相关代理商/技术参数
IP-SDRAM/DDR3 功能描述:开发软件 DDR3 SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/HPDDR 功能描述:开发软件 DDR SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/HPDDR2 功能描述:开发软件 DDR2 SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-SDRAM/LPDDR2 功能描述:开发软件 DDR2 SDRAM Control MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPSE.4.33SM600 制造商:Banner Engineering 功能描述:FIBER IPSE.4.33SM600 GLASS FIBER (MIN ORDER 50)
IPSE.4.62SM600 制造商:Banner Engineering 功能描述:FIBER IPSE.4.62SM600 GLASS FIBER (MIN ORDER 50)
IPS-EMBEDDED 功能描述:开发软件 Embedded IP Suite MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPS-EVAL-EH-01 功能描述:ENERGY HARVESTING BOARD RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:THINERGY® 标准包装:1 系列:- 主要目的:数字电位器 嵌入式:- 已用 IC / 零件:AD5258 主要属性:- 次要属性:- 已供物品:板 相关产品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP